Abstract: This brief proposes an area-efficient AES design approach considering both application-specific integrated circuits (ASIC) and field-programmable gate arrays (FPGA) implementation ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results